

a[7..0] ←

a_exp[7..0] ←

load

clock

shiftA

shiftB


agb

aeb


alb

b[7..0] ←

b_exp[7..0] ←




8-BIT-REGISTER-INCA




CCT020

8-BIT-REGISTER-INCB



CCT020

8BIT-COMPARATOR1



CCT014